Abstract-This paper presents the current state of the autonomous distributed self-organizing and self-healing electronic DNA (eDNA) hardware architecture (patent pending). In its current prototype state, the eDNA architecture is capable of responding to multiple injected faults by autonomously reconfiguring itself to accommodate the fault and keep the application running. This paper will also disclose advanced features currently available in the simulation model only. These features are future work and will soon be implemented in hardware. Finally we will describe step-by-step how an application is implemented on the eDNA architecture.
INTRODUCTION
In the age of ubiquitous computing, all parts of the industry are in need of highly robust hardware platforms. Embedded systems are given increasingly often life-saving, lifedepending roles, such as autonomous subway systems, airplanes, cars, hospital equipment etc. An unprotected hardware fault in any of these will have dire consequences, consequently hardware faults in such systems are always protected by huge amounts of redundancy. But even the state-of-the-art hardware fault prevention technique -Triple 1 978-1-4244-7351-9/11/$26.00 ©2011 IEEE. 2 IEEEAC paper#1451, Version 4, Updated 2010: 10:26 Modular Redundancy (TMR) has its limits. A fault in the voter circuits or a permanent fault in one of the copies will eliminate the TMR's ability to identify the correct value, while a repair of the faulty module would allow it to reconstruct the TMR. The capability of a hardware platform to autonomously be able to repair itself becomes particularly important in space, where a repair mission will be a great risk, impossible, very expensive or all of the above. In the last decade several biologically inspired reconfigurable self-healing hardware platforms have been proposed [3, 4, 5, 6] . However, all of these suffer from scaling issues due in particular to a too low level of logical granularity. Consequently, (to the best of our knowledge) neither of these has ever been applied to a real world application.
Other approaches, such as roving STARS [8] uses a centralized approach, where a centralized processing unit is responsible for performing the fault tolerance mechanism. Clearly, approaches using a centralized unit have singlepoint-of-failure properties, which in a high reliability environment would be unacceptable. The eDNA architecture [1, 2] is aimed for an ASIC implementation and will consequently be an entirely new type of fault-tolerant coarse grained FPGA due to the increased level of logical granularity, when compared to other approaches. The increased level of logical granularity makes the cost of the self-healing feature bearable [2] .
The following section provides an overview of the fundamental concepts of the eDNA system, section 3 describes the details of the eDNA concept. Section 4 illuminates how the eDNA architecture is capable of selforganizing. Section 5 illuminates how the eDNA architecture is capable of self-healing. Section 6 describes the implementation of the prototype and its current limitations. Section 7 illustrates how to implement an application on the eDNA prototype. Section 8 describes the future work for the eDNA prototype and finally, section 9 presents our conclusion.
EDNA: FUNDAMENTAL CONCEPTS
eDNA system is the name of the entire package described in this paper -consequently, we have two fundamental terms; the eDNA architecture and the eDNA program. Figure 1 shows an overview of the entire eDNA package.
The eDNA architecture consists of a distributed array of multiple homogenous processing units called electronic cells (eCells) . The term homogenous expresses the fact that all eCells contains the same hardware. The job of all eCells combined, is to implement the eDNA program, which is specified by the programmer. The eDNA program is translated into a binary version of the program, which is then fed to all eCells which all store it in a RAM block. Each eCell implements a part of the eDNA program. The specific part, which an eCell implements is, called the gene of this particular eCell.
Each eCell contain a microprocessor and a 32 bit ALU which is configured by the microprocessor to perform a certain function described by the gene. The program run by the microprocessor is termed the ribosomal DNA (referring to the intracellular organelle in biological cells, responsible for synthesizing proteins and consequently functionality of the cells). The ribosomal DNA is a program written for the eCell microprocessor, which performs self-organizing and self-healing of the eDNA architecture. All eCells contain a copy of this program.
Observe that no centralized processing unit is present. The eCells cooperate to complete the self-organization and selfhealing completely automous and without "outside" help.
The eCells communicate with each other through a Network-on-Chip (NoC) 2D-mesh-8 architecture, where each eCell communicates directly with at most 8 adjacent neighbors depending on position. The position of an eCell in the NoC is represented by an (X,Y)-coordinate set. The NoC completes package transfers between eCells using a fault-tolerant data-transfer protocol, which can route around dead links. 
EDNA EXPLAINED
The two fundamental concepts of the eDNA architecture is the electronic DNA (eDNA) and the programming model used to map it onto the eCells of the eDNA architecture.
The electronic DNA (eDNA): Concept
The eDNA is a program written in a programming language known as the eDNA language [1, 2] . The BNF notation of the language is shown in Figure 2 . As can be seen the eDNA language contains assignments, control structures such as if-then-else and loops, as well as explicit control for parallelism (the <parallel> syntax). With the <parallel> syntax the programmer can mark which parts of the code should be executed in parallel. There are two parts to the programming model: (1) Synthesis and (2) mapping. The synthesis is inspired by Ian Page [7] , who proposed a way of synthesizing software code directly in hardware. The idea was to replace the individual parts of a programming language with hardware blocks. We have adapted these blocks to fit the eDNA architecture. The main four parts of the eDNA language (assignments, if-then-else, while-loop and parallel) can be seen on Figure 3 (a)-(d) as well as their hardware block counterparts. There are two components to each block; (1) synchronization and (2) logic. When a program is executed we want the order of instructions to stay the same as in the program. This is synchronized using the start/finish signaling. Each of the four blocks in Figure 3 features a start/finish signal. Whenever the data-flow of the program reaches a particular block, the start signal is kept high. Whenever a block is finished executing, a finish signal will be sent out, which will become the start signal of the next block, hereby activating it.
Finally, the logic is the logical expression of the program statement. For instance in the if-then-else block ( Figure  3 (b)) the part denoted by IF-G BOOL is the logical expression of the if-then-else sentence, which consists of the Boolean operation related to the sentence plus some logic to control whether to execute Statement S1 or Statement S2 -i.e. if the if-condition is true S1 will receive a high start signal and S2 will receive a low start signal. Before we can introduce how the mapping is performed we first have to explain the formal model of the eDNA program.
Formal model of the eDNA program
By applying these blocks to the eDNA program code we can derive a task-graph Γ=<V,E>, where V is a set of vertices and E is a set of edges. The taskgraph divides the program into several smaller eDNA-tasks.
An eDNA-task τ d ∈ V is physically represented on the eDNA architecture as Figure 3 An eDNA edge ε i=>j {start,data} ∈ E represent a communication exchange between τ i and τ j . Furthermore, an eDNA edge has a type associated with it, which can either be start or data. A start type edge directly represents the start/finish signaling of Figure 3 . A data type edge represents the Z output from Figure 3 (a). This implies that the source node of this edge must be of the type of Figure  3 An example eDNA task graph can be seen in Figure 5 . The task graph which implement the eDNA code seen in Figure  4 . As an example of the edge-definition take the data edge going from τ 3 to τ 0 . Using the definition, this edge would be known as ε 3=>0 {data}. 
Programming model: eCell programming
We now know how to get from a program description to hardware. The next part is to realize this hardware on the eDNA architecture. For this purpose we will introduce the concept of eCell types. An eCell type is directly related to the task τ d it implements, consequently the type of an eCell can be either EXPR, IF or a WHILE -corresponding to Figure 3 (a)-(c), respectively. This means that an eCell, that is implementing an EXPR-type task, is an EXPR-type eCell. An EXPR-type eCell will have to contain 3 registers (Z, A and B) and an ALU, which can perform the expression applied to A and B. An IF-cell and WHILE-cell contains the logic needed to evaluate the boolean condition in order to decide where to send the start signal. Note, that the eCells are homogenous, meaning that all eCells have the potential to become either one of the types. This means that each eCell basically contains an ALU, which can be reconfigured according to the task this eCell is required to perform, i.e. whether to be an EXPR cell, an IF-cell or a WHILE-cell ( Figure 6 ). This leads to a much higher level of logical granularity than previous self-healing architectures [3, 4, 5, 6, 8] . The eDNA architecture is closer to a reconfigurable datapath array (rDPA) than an FPGA in terms of logical granularity.
Figure 6 eCell Type Selector

Programming model: Mapping
In order to explain how to map eCell types to eCells we first have to elaborate on the eDNA architecture. A schematic of the eDNA architecture is shown in Figure 7 . The figure shows the key parts of the eDNA architecture. Each square represents an eCell. Note that the operator in the middle of the square defines the eCell type and consequently, represents the task τ d that the eCell implements. Observe that some of the eCells does not have a type; these eCells are called spare-eCells. The spare-eCells contain exactly the same hardware as the eCell with a type, but no task has been mapped to it.
Furthermore, each eCell C has an eCell number j associated with it. The eCell number is an integer from 0 to K-1 (where K is the total number of eCells), and each eCell has a unique number. C j consequently refers to the eCell with eCell number j. Examples of an eCell number assignment can be seen in the corners of the eCells on Figure 7 .
Figure 7 A 3x3 eDNA architecture
Mapping eCell tasks to the eDNA architecture is a now matter of creating the mapping of a task τ i to an eCell C j , such that M(τ i )→C j and where i=j. Remember that τ i was an integer from 0 to N-1, which identifies each task. The mapping is consequently, a matter of finding an eCell, which has an eCell number which is equal to a task identifier. The task τ d , which is mapped to an eCell C d, is defined as the gene of C d .
Observe that this means that there is a 1:1 relationship between the eCells and the example task graph of Figure 5 , i.e. each eCell implements one task.
eCell numbers are distributed to the eCells when the eDNA architecture is initialized and can also be changed dynamically during the execution of an application by the ribosomal DNA. This means that the positioning of the eCell numbers on the eDNA architecture defines the position of a particular task of the application. Obviously, the position of the tasks on the array impacts performance of the application, because the transfer of data in the NoC will use additional time per link, that has to be traversed. Therefore, we have developed a metaheuristic algorithm based on Tabu Search, which offline optimizes the mapping of identifiers to eCell positions in the network. This is an optimization issue and consequently not the scope of this paper.
Programming model: eDNA Program Representation
In order for an eCell C d to implement a task τ d the following information about the task is needed:
1. The type of τ d (Figure 3 ).
2. The type of all edges ε d=>j {start,data} ∈ E (the edges for which τ d is the source) ( Figure 5) 3. All eCell numbers j for all edges ε d=>j {start,data} (all eCell numbers -and consequently task indices -that the outgoing edges of the task τ d points to) ( Figure 5 ). (1) is the ALUop signal from Figure 6 . (2) is a variable telling the eCell whether the type is start or data (1) . (3) is the relative address i.e. eCell number to communicate with. (4) is a mapping of eCell numbers to absolute locations (X,Y) in the 2D-mesh NoC. This mapping is in its essence a routing table. Consequently, the combination of (1)- (3) is the information stored in a gene of an eCell and (4) is supplemental information which is common to all genes.
An example of a routing table and genes is shown in Figure  8 . The example in Figure 8 shows the gene related to the b=b-a in the eDNA program segment seen of Figure 3 . On top we have the routing table. The left column contains the eCell number, which is then related to the physical address in the network in the right column. This physical mapping of eCell numbers to coordinates can also be seen in Figure  7 . The lower table contains the gene, which consists of multiple gene-instructions. As seen the three pieces of information mentioned earlier are present (eCell type, edge type, communication target) plus one additional piece of information, which is a program counter (PC). The PC tells the eCell the address of the next gene-instruction to interpret. A gene can consequently, be compared to an instruction in a microprocessor. Note that this gene can be directly derived from the task graph of Figure 5 . Also note that when a particular gene for an eCell ends, the eDNA contains an empty gene-instruction.
The eDNA also contains a list of initialization values to the variables. These values will be input to the register A and B of relevant eCells when the eDNA architecture is initializing.
The eCell executes the genes in the following way:
1. Start at PC=00 Routing table  and genes To handle this, we need more logic than described by Figure 6 . The new eCell can be seen in Figure 9 . The ALU from Figure 6 is still present, but we have added 2 RAM blocks (eDNA RAM and Gene RAM) and an eCell processor. The eDNA RAM contains the entire binary eDNA program and the Gene RAM contains the gene of this particular eCell. The eCell processor (running the ribosomal DNA) controls the self-organizing and selfhealing. 
SELF-ORGANIZING
Upon initialization the eDNA program in its binary form is distributed to all eCells together with the routing table ( Figure 8 in binary encoding) and is stored in the eDNA RAM. All eCells consequently contains the eDNA program code and routing table.
With the eDNA program in the eDNA RAM we can now start the self-organizing which for each eCell C d (C d is the eCell number) consists of two steps:
2. Copying of the task/gene τ d from eDNA RAM to the Gene RAM Both steps are simple; the localization is simply to count the number of empty gene-instructions in the eDNA. Whenever this count is equal to C d , the eCell has located its gene. The copying of the code from the eDNA RAM to the gene RAM block is trivial.
SELF-HEALING
The fault-model we assume for the eDNA architecture encompasses; Production related faults, such as stuck-at, bridging faults etc., as well as radiation induced faults such as Single-Event-Upsets (but not Single-Event Latchups for now).
The autonomous self-healing mechanism consists of 5 phases:
1. Fault-detection 2. Spare-eCell localization 3. Healing of the faulty eCell 4. Link repair
Data maintenance
Fault-detection
Whenever a fault occurs, the eDNA architecture have to detect it. We have devised a fault-detection mechanism, which utilizes the homogenous nature of the eCells to detect faults in a way similar to how triple modular redundancy (TMR) works.
Each eCell has a gene, which is activated and executed upon reception of a start signal. This gene we denote the primary gene. Similarly, we define a secondary (set of) genes, denoted secondary genes and a secondary start signal that will activate and execute the secondary genes. The secondary genes for an eCell C d are defined as:
i.e. all tasks τ i in V for which there exists a start-type edge, whose destination is C d . The application of this definition to the task-graph of Figure 5 is seen in Figure 10 . The idea is that this eCell will test the output of the eCell located one step behind in the execution of the program. Note that in the case of a branch (IF-or WHILE-cell), there might be two genes. Refer to the WHILE eCell of Figure 5 for an example. The WHILE eCell's secondary genes are the gene of the A-B eCell and the B-A eCell, because both of these eCells send the start package to the WHILE eCell.
Just as primary genes have a start signal, secondary genes have one too. The secondary start signal, which activates the secondary gene(s) of C d is sent by C i to C d for which the following holds:
This means that it is sent by the eCell located two execution steps behind C d . The reason for this is that we want to make the impact of the fault detection protocol to be as little as possible on the performance of the application and in this way we can do the fault detection in semi-parallel to the real execution. In the case of the WHILE eCell of Figure 5 the secondary start signal is sent by the IF eCell. Upon reception of a secondary start signal the eCell will execute the secondary gene(s). A secondary gene only consists of an ALUop gene describing what the eCell that this eCell is supposed to test is doing in its ALU, i.e. only information about the eCell type is needed. Note that this means that we will need 4 more registers (2x2 in case of an IF cell) in order to be able switch between executing primary genes or secondary genes. Figure 10 shows Figure 5 augmented with secondary genes and secondary start signals (note that the primary start signal arrows of Figure 10 (a) have been flipped in Figure  10 (b) to become secondary start signals. Observe that in order to provide the data for the secondary genes data edges might have to be added. In the case of Figure 10 , we have to add an edge going from τ 2 to τ 0 , because τ 0 didn't need A before.
Whenever a primary start signal is sent from C i it also sends the result of its primary gene with this package. The receiving eCell C k has now already calculated its own result of this calculation as its secondary genes, so it compares this result to the result arriving in the primary start package. If they're equal no fault is assumed if they're not equal we have a fault -but we don't know in which eCell. Therefore, in the case of a fault C k sends a "test-package" to the nearest spare-eCell C p . This package contains the eCell number C i , the A and B registers, plus the two results. C p now examines the eCell number (C i ) contained in the package and self-organizes to implement the same task τ i . It then computes the result based on the value of the registers it received and decides whether its C i or C k that is faulty. Hereby we have detected a fault. The eCell C p , which performs the final test will be denoted the fault-detector.
This is similar to TMR because in TMR we also have one copy, which implicitly decides which set of copies is right and which is wrong. Two differences between the eDNA fault detection protocol and TMR exists: (1) eDNA architecture complete the fault-detection sequentially where it is done in parallel in TMR, and (2) the fault-detector is different from fault to fault and consequently the voter who decides which eCell is faulty is different from time to timegiving us a higher probability of avoiding voter caused errors.
Spare-eCell localization
Observe that because the fault detection is performed each time a primary start signal is received (i.e. when an edge ε d=>j {start} is traversed) only one fault is detected at any one time even though multiple faults may be present -this is ok since the fault will not have any impact until the faulty eCell is executed. This simplifies the way the eCells determine where to move the functionality of the faulty eCell, because they don't need to take into account that other eCells might be moving functionality around at the same time.
Implicitly included in the eDNA is a list of spare eCells. For an eDNA program of K tasks, a spare eCell is an eCell C s for which it holds that i.e. if an eCell C s hasn't got a task mapped to it then it's a spare eCell. Consequently, the spare eCells are the eCells which are not in the routing table of the eDNA. The best spare-eCell is located by computing the Manhattan distance to all spare-eCells and selecting the closest. This calculation is done by the fault-detector.
Note, in case of many faults we cannot guarantee a globally optimal selection of spare-eCell with this protocol, however, this is in general and impossible problem to solve, since we have no way of knowing when and where faults will occur. This information will be needed in order to ensure a globally optimal selection of a spare-eCell.
Healing of the faulty eCell
When we have selected a spare-eCell C s , all that is needed to replace the functionality of the faulty eCell C f at C s , is to change the mapping M f of C f to C s , consequently:
All that is needed to change the mapping is to write a different coordinate in the routing table for C f , which was faulty. Eg. if eCell 00 of Figure 8 was faulty we would simply need to rename the entry for eCell 00 to the coordinates of C s . The new routing table could for instance become as seen in Figure 11 .
In order to do that the fault-detector will need to broadcast a heal-package to all eCells simply saying to replace the coordinates at eCell number 00 with (2,2) (see Figure 11 ). This replacing is done in the eDNA RAM, so consequently all eCells will be reinitialized after that. This will now cause the eCells who used to communicate with eCell (2,1) to communicate with eCell (2,2) and it will cause eCell (2,2) to know that it is a part of the application. Consequently eCell (2,2) will now copy the genes of the faulty eCell (2,1) from its own eDNA RAM to its Gene RAM. Hereby we have restored the functionality of C f using nothing but the information stored in the eDNA. The resulting physical remapping can be seen in Figure 12 . 
Connection repair
Observe that the edges, which used to point at C f now will point C s due to the changed routing table and the reinitialization of the eCells.
Data maintenance
In order for the eDNA architecture to continue without outputting faulty data, we will need to restore the same data (i.e. register A and B of Figure 9 ) in C s . Static data is no problem, since the eDNA also contains any initialized values of these registers. So when C s is reinitializing to repair C f it will automatically gain the initialized values of the A and B registers. However, dynamic data is harder, since the value of it depends on the time at which the fault occurred. Fortunately, the fault detection protocol automatically keeps track of this data using the secondary genes -due to the new edges (example Figure 10) we have to add. So when the fault-detector has sent the heal-package it will send the contents of register A and B to the spareeCell. In this way data is recovered.
PROTOTYPE
We have developed a prototype of the architecture described in the preceding sections. So far we have implemented everything except step 1 and 2 of the selfhealing mechanism. Thus we rely on fault-injection to test it.
The eCell
The hardware architecture of the eCell implemented in our prototype can be seen in Figure 13 .
Figure 13 Prototype eCell
This architecture is in contrast to classical NoC's that consists of separated routers and NA's. The combination of router and NA is meaningful for this setup due to the chosen level of granularity of the eCells, the processing time where the CPU blocks the NA is short and the package size is small. Therefore eCells got extended with a store-andforward (SAF) routing functionality. This leads to a simplified homogeneous structure of the system, reduces the number of hops and eases the failure detection, which will be implemented in the final design.
The NA consists of a pair of peripheral switches, a number of registers that are capable of storing a single package and a state machine that is capable of handling signaling, package transfers, routing algorithm, triggering the CPU interrupt and controling the register accesses. A schematic of the NA is seen in Figure 14 . 
Figure 14 Network adapter
In order to implement the self-organizing and self-healing algorithm in the most flexible way and to explore different networks and applications we decided to run a soft core CPU connected to the NA in each eCell. In the final version of the eDNA platform this CPU will be substituted by dedicated logic in order to reduce chip area, complexity and to increase speed. Due to the small amount of resources required and its flexibility the PicoBlaze was chosen. The Xilinx PicoBlaze [9, 10] is based on a 8 bit RISC architecture that is optimized in size for Virtex and Spartan series of FPGAs. It is provided as a synthesizable sourcelevel VHDL file which is easy to extend with additional ports to fit the desired application. Assembler and C compiler are available. It was possible to implement a test setup consisting of a 9x9 array of eCells (PicoBlaze and NA) in a mesh-8 6x8 bit (6 parallel 8 bit registers) package architecture on a Xilinx Virtex 5 FPGA. This setup also includes dedicated input and an output eCells that connect to a serial interface, allowing the user to input data and commands to the system and read the results on a terminal.
The first 8 bits of the package are used as a package identifier, which describes the content of the data (e.g start/finish signaling, variable read/write...). The 8 address bits are split up in 4 bit X/Y-coordinates, the address space is therefore limited to 225 cells (0 is no valid address) which is meaningful for test implementations on FPGAs.
The remaining 4x8 bits are used to carry data.
Network Topology and Routing
The distributed approach used in the eDNA architecture creates a significant overhead by transmitting data packages among the eCells. In addition to the data exchange, the start/finish signaling is implemented purely package-based and will generate additional traffic in the NoC. It is therefore very important that the prospective network is able to forward packages in a simple and fast manner since the performance of the whole system greatly depends on the network properties.
The NoC is implemented as a 2D mesh-8 topology, which means that each eCell is connected to its N, NW, W, SW, S, SE, E and NE neighbor when applicable (Figure 1 ).
When a NA of an eCell receives a package, it checks whether the destination address of the package is reached. If not, then the NA determines the direction of the destination eCell and sets the output switch to the corresponding position. If the package destination address is reached, the CPU is interrupted to perform the eDNA functionality. When the CPU has generated a new package, the NA checks whether the destination is available by handshaking. This ensures package rerouting in case of network faults.
Before transmitting, the NA makes sure that the next eCell on the direct way to the destination eCell is ready. This is done by handshaking and also includes a dedicated signal, which reports whether the corresponding eCell is alive or not. If the next eCell is busy, the package is sent to one of the neighboring eCells. This mechanism ensures that dead or busy eCells on the way to the destination can be sidestepped. In the eDNA prototype platform, SAF routers are used and a datagram is equal to a flit. This flow control digit is defined as the smallest unit of flow control. Due to these design decisions and the fact that only one package per parallel statement is routed in the network at the time, deadlocks and livelocks can be avoided.
Implementation in embedded system
In other work, for the purpose of studying a real world application we ported the eDNA prototype from the Xilinx 
USE-CASE EXAMPLE
In this example we will implement the Discrete Cosine Transform (DCT) on the eDNA architecture.
The DCT is a widely used mathematical transform in signal processing. It expresses a finite sequence of data points as a sum of cosine functions, which oscillate at different frequencies. It is used in wide array of applications, such as image compression and spectroscopy. In this example we will implement the one dimensional DCT on the eDNA architecture.
The 1-D DCT is defined by the following equation:
where Y k is the kth element of the DCT of the data set X={X 0 ,…,X N-1 } and
The following will explain the simple implementation procedure to follow in order to implement an application on the eDNA architecture.
Translate application to eDNA program
Equation (1) and (2) can be implemented by the eDNA program in Figure 15 . Note that since each eCell do one binary arithmetic operation we have to split the formula into several eCells.
Figure 15 DCT eDNA
Compilation of eDNA program to eDNA for the eCells
This eDNA program is typed in the editor of our eDNA SW Toolkit. The only other information needed is where the user wants the different genes mapped, so the user needs to supply the routing table OR alternatively the user could use our Tabu Search based algorithm (shortly mentioned in Section 3) to find a good solution to the mapping problem.
The toolkit will then return the encoded eDNA (of the same type as Figure 8 ) for the eCells, a task graph and a software model of the eDNA, which can be used to perform simulations on the software model of the eDNA architecture implemented in the toolkit. 
Self-healing example
We will now show an example, which shows how the selfhealing works. In this scenario we will inject a fault in eCell at position (1,2) -the initial placement is seen in Figure 17 .
Figure 17 Initial placement of DCT application
The resulting Gantt chart in Figure 18 shows how an example of the execution of the self-healing algorithm described in section 5. 
FUTURE WORK: ADVANCED FEATURES
The future work of this architecture is first and foremost to implement the fault detection and data recovery protocol in the prototype. Once this is done we will be able to test the architecture in a real world fault scenario.
Logical granularity scaling
In previous work [2] we have realized that the logical granularity is of utmost importance to the resulting performance of the application. Fortunately, the eDNA architecture provides a very easy way of scaling the logical granularity up and down.
Currently, the logical granularity is at level 1, which means each eCell implements one gene or one arithmetic operation of the eDNA program. With minor modification it is possible to dynamically change the logical granularity of the eDNA architecture by sending a "logical granularity set" package to the eCells telling them how many genes they should implement per eCell. Observe that all that is needed to do this is a bigger register file for holding A and B. The eDNA is exactly the same.
This will add a very important feature we can call dynamical application scaling. This feature has several important benefits:
1. The programmer is now capable of scaling the area of his application up and down dynamically.
2. The programmer is now capable of scaling the performance of his application up and down dynamically.
3. For an application occupying N eCells, eDNA will now be capable of repairing N-1 additional faults, because when eDNA runs out of spare-eCells it can increase the level of logical granularity hereby making more spare-eCells available.
Currently, we have the dynamical application scaling working in our software model of the eDNA architecture. Figure 20 shows a screenshot of our simulator, which shows what the DCT application would like with a level of logical granularity at 2. Clearly we now have 9 additional available eCells and the application is now more compact. 
CONCLUSION
This paper has provided an update on the new developments of the eDNA architecture. We have formalized the model of the eDNA architecture in order to introduce further details of the highly important fault detection and self-healing protocol. In addition, we have described our prototype implementation as well as the porting of it to an embedded system for use with any application. Finally, we have described how to implement the widely used Discrete Cosine Transform on the eDNA architecture as well as demonstrated through an example how the eDNA architecture is capable of self-healing.
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